Você não pode selecionar mais de 25 tópicos Os tópicos devem começar com uma letra ou um número, podem incluir traços ('-') e podem ter até 35 caracteres.

e1000e_80003es2lan.h 4.0KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*******************************************************************************
  2. Intel PRO/1000 Linux driver
  3. Copyright(c) 1999 - 2009 Intel Corporation.
  4. This program is free software; you can redistribute it and/or modify it
  5. under the terms and conditions of the GNU General Public License,
  6. version 2, as published by the Free Software Foundation.
  7. This program is distributed in the hope it will be useful, but WITHOUT
  8. ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  9. FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  10. more details.
  11. You should have received a copy of the GNU General Public License along with
  12. this program; if not, write to the Free Software Foundation, Inc.,
  13. 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
  14. The full GNU General Public License is included in this distribution in
  15. the file called "COPYING".
  16. Contact Information:
  17. Linux NICS <linux.nics@intel.com>
  18. e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  19. Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  20. *******************************************************************************/
  21. FILE_LICENCE ( GPL2_OR_LATER );
  22. #ifndef _E1000E_80003ES2LAN_H_
  23. #define _E1000E_80003ES2LAN_H_
  24. #define E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL 0x00
  25. #define E1000_KMRNCTRLSTA_OFFSET_INB_CTRL 0x02
  26. #define E1000_KMRNCTRLSTA_OFFSET_HD_CTRL 0x10
  27. #define E1000_KMRNCTRLSTA_OFFSET_MAC2PHY_OPMODE 0x1F
  28. #define E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS 0x0008
  29. #define E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS 0x0800
  30. #define E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING 0x0010
  31. #define E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT 0x0004
  32. #define E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT 0x0000
  33. #define E1000_KMRNCTRLSTA_OPMODE_E_IDLE 0x2000
  34. #define E1000_KMRNCTRLSTA_OPMODE_MASK 0x000C
  35. #define E1000_KMRNCTRLSTA_OPMODE_INBAND_MDIO 0x0004
  36. #define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00 /* Gigabit Carry Extend Padding */
  37. #define DEFAULT_TCTL_EXT_GCEX_80003ES2LAN 0x00010000
  38. #define DEFAULT_TIPG_IPGT_1000_80003ES2LAN 0x8
  39. #define DEFAULT_TIPG_IPGT_10_100_80003ES2LAN 0x9
  40. /* GG82563 PHY Specific Status Register (Page 0, Register 16 */
  41. #define GG82563_PSCR_POLARITY_REVERSAL_DISABLE 0x0002 /* 1=Reversal Disabled */
  42. #define GG82563_PSCR_CROSSOVER_MODE_MASK 0x0060
  43. #define GG82563_PSCR_CROSSOVER_MODE_MDI 0x0000 /* 00=Manual MDI */
  44. #define GG82563_PSCR_CROSSOVER_MODE_MDIX 0x0020 /* 01=Manual MDIX */
  45. #define GG82563_PSCR_CROSSOVER_MODE_AUTO 0x0060 /* 11=Auto crossover */
  46. /* PHY Specific Control Register 2 (Page 0, Register 26) */
  47. #define GG82563_PSCR2_REVERSE_AUTO_NEG 0x2000
  48. /* 1=Reverse Auto-Negotiation */
  49. /* MAC Specific Control Register (Page 2, Register 21) */
  50. /* Tx clock speed for Link Down and 1000BASE-T for the following speeds */
  51. #define GG82563_MSCR_TX_CLK_MASK 0x0007
  52. #define GG82563_MSCR_TX_CLK_10MBPS_2_5 0x0004
  53. #define GG82563_MSCR_TX_CLK_100MBPS_25 0x0005
  54. #define GG82563_MSCR_TX_CLK_1000MBPS_2_5 0x0006
  55. #define GG82563_MSCR_TX_CLK_1000MBPS_25 0x0007
  56. #define GG82563_MSCR_ASSERT_CRS_ON_TX 0x0010 /* 1=Assert */
  57. /* DSP Distance Register (Page 5, Register 26) */
  58. /*
  59. * 0 = <50M
  60. * 1 = 50-80M
  61. * 2 = 80-100M
  62. * 3 = 110-140M
  63. * 4 = >140M
  64. */
  65. #define GG82563_DSPD_CABLE_LENGTH 0x0007
  66. /* Kumeran Mode Control Register (Page 193, Register 16) */
  67. #define GG82563_KMCR_PASS_FALSE_CARRIER 0x0800
  68. /* Max number of times Kumeran read/write should be validated */
  69. #define GG82563_MAX_KMRN_RETRY 0x5
  70. /* Power Management Control Register (Page 193, Register 20) */
  71. #define GG82563_PMCR_ENABLE_ELECTRICAL_IDLE 0x0001
  72. /* 1=Enable SERDES Electrical Idle */
  73. /* In-Band Control Register (Page 194, Register 18) */
  74. #define GG82563_ICR_DIS_PADDING 0x0010 /* Disable Padding */
  75. #endif