|
@@ -99,8 +99,8 @@ struct intel_descriptor {
|
99
|
99
|
#define INTEL_IRQ_TXQE 0x00000002UL /**< Transmit queue empty */
|
100
|
100
|
#define INTEL_IRQ_LSC 0x00000004UL /**< Link status change */
|
101
|
101
|
#define INTEL_IRQ_RXDMT0 0x00000010UL /**< Receive queue low */
|
|
102
|
+#define INTEL_IRQ_RXO 0x00000040UL /**< Receive overrun */
|
102
|
103
|
#define INTEL_IRQ_RXT0 0x00000080UL /**< Receive timer */
|
103
|
|
-#define INTEL_IRQ_RXO 0x00000400UL /**< Receive overrun */
|
104
|
104
|
|
105
|
105
|
/** Interrupt Mask Set/Read Register */
|
106
|
106
|
#define INTEL_IMS 0x000d0UL
|