|  | @@ -886,7 +886,6 @@ static int qib7322_init_recv ( struct qib7322 *qib7322 ) {
 | 
		
	
		
			
			| 886 | 886 |  	unsigned long egrbase;
 | 
		
	
		
			
			| 887 | 887 |  	unsigned int eager_array_size_kernel;
 | 
		
	
		
			
			| 888 | 888 |  	unsigned int eager_array_size_user;
 | 
		
	
		
			
			| 889 |  | -	unsigned int user_context_mask;
 | 
		
	
		
			
			| 890 | 889 |  	unsigned int ctx;
 | 
		
	
		
			
			| 891 | 890 |  
 | 
		
	
		
			
			| 892 | 891 |  	/* Select configuration based on number of contexts */
 | 
		
	
	
		
			
			|  | @@ -895,19 +894,16 @@ static int qib7322_init_recv ( struct qib7322 *qib7322 ) {
 | 
		
	
		
			
			| 895 | 894 |  		contextcfg = QIB7322_CONTEXTCFG_6CTX;
 | 
		
	
		
			
			| 896 | 895 |  		eager_array_size_kernel = QIB7322_EAGER_ARRAY_SIZE_6CTX_KERNEL;
 | 
		
	
		
			
			| 897 | 896 |  		eager_array_size_user = QIB7322_EAGER_ARRAY_SIZE_6CTX_USER;
 | 
		
	
		
			
			| 898 |  | -		user_context_mask = 0x000f;
 | 
		
	
		
			
			| 899 | 897 |  		break;
 | 
		
	
		
			
			| 900 | 898 |  	case 10:
 | 
		
	
		
			
			| 901 | 899 |  		contextcfg = QIB7322_CONTEXTCFG_10CTX;
 | 
		
	
		
			
			| 902 | 900 |  		eager_array_size_kernel = QIB7322_EAGER_ARRAY_SIZE_10CTX_KERNEL;
 | 
		
	
		
			
			| 903 | 901 |  		eager_array_size_user = QIB7322_EAGER_ARRAY_SIZE_10CTX_USER;
 | 
		
	
		
			
			| 904 |  | -		user_context_mask = 0x00ff;
 | 
		
	
		
			
			| 905 | 902 |  		break;
 | 
		
	
		
			
			| 906 | 903 |  	case 18:
 | 
		
	
		
			
			| 907 | 904 |  		contextcfg = QIB7322_CONTEXTCFG_18CTX;
 | 
		
	
		
			
			| 908 | 905 |  		eager_array_size_kernel = QIB7322_EAGER_ARRAY_SIZE_18CTX_KERNEL;
 | 
		
	
		
			
			| 909 | 906 |  		eager_array_size_user = QIB7322_EAGER_ARRAY_SIZE_18CTX_USER;
 | 
		
	
		
			
			| 910 |  | -		user_context_mask = 0xffff;
 | 
		
	
		
			
			| 911 | 907 |  		break;
 | 
		
	
		
			
			| 912 | 908 |  	default:
 | 
		
	
		
			
			| 913 | 909 |  		linker_assert ( 0, invalid_QIB7322_NUM_CONTEXTS );
 |