On 82576 (and probably others), the datasheet states that "the tail register of the queue (RDT[n]) should not be bumped until the queue is enabled". There is some confusion over exactly what constitutes "enabled": the initialisation blurb says that we should "poll the RXDCTL register until the ENABLE bit is set", while the description for the RXDCTL register says that the ENABLE bit is set by default (for queue zero). Empirical evidence suggests that the ENABLE bit reads as set immediately after writing to RCTL.EN, and so polling is not necessary. Signed-off-by: Michael Brown <mcb30@ipxe.org>tags/v1.20.1
|
|
||
491 |
|
491 |
|
492 |
|
492 |
|
493 |
|
493 |
|
494 |
|
|
|
495 |
|
|
|
496 |
|
|
|
497 |
|
494 |
|
498 |
|
495 |
|
499 |
|
496 |
|
|
|
||
515 |
|
512 |
|
516 |
|
513 |
|
517 |
|
514 |
|
|
515 |
|
|
|
516 |
|
|
|
517 |
|
|
518 |
|
518 |
|
519 |
|
519 |
|
520 |
|
520 |
|