Browse Source

[tg3] Add support for tg3-5721

From: Daniel Mealha Cabrita <dancab@utfpr.edu.br>

I've added tg3-5721 support for gPXE, the patch (against gpxe-0.9.3) is
attached to this message.

This chipset is present in HP ML150 G2 servers (possibly other HP machines
as well).
tags/v0.9.4
Michael Brown 16 years ago
parent
commit
78281b09e6
2 changed files with 4 additions and 1 deletions
  1. 3
    1
      src/drivers/net/tg3.c
  2. 1
    0
      src/drivers/net/tg3.h

+ 3
- 1
src/drivers/net/tg3.c View File

@@ -1879,7 +1879,8 @@ static int tg3_setup_hw(struct tg3 *tp)
1879 1879
 	     (65 << GRC_MISC_CFG_PRESCALAR_SHIFT));
1880 1880
 
1881 1881
 	/* Initialize MBUF/DESC pool. */
1882
-	if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) {
1882
+	if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) &&
1883
+		(tp->pci_chip_rev_id != CHIPREV_ID_5721)) {
1883 1884
 		tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
1884 1885
 		if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
1885 1886
 			tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
@@ -3365,6 +3366,7 @@ PCI_ROM(0x14e4, 0x1648, "tg3-5704",        "Broadcom Tigon 3 5704"),
3365 3366
 PCI_ROM(0x14e4, 0x164d, "tg3-5702FE",      "Broadcom Tigon 3 5702FE"),
3366 3367
 PCI_ROM(0x14e4, 0x1653, "tg3-5705",        "Broadcom Tigon 3 5705"),
3367 3368
 PCI_ROM(0x14e4, 0x1654, "tg3-5705_2",      "Broadcom Tigon 3 5705_2"),
3369
+PCI_ROM(0x14e4, 0x1659, "tg3-5721",        "Broadcom Tigon 3 5721"),
3368 3370
 PCI_ROM(0x14e4, 0x165d, "tg3-5705M",       "Broadcom Tigon 3 5705M"),
3369 3371
 PCI_ROM(0x14e4, 0x165e, "tg3-5705M_2",     "Broadcom Tigon 3 5705M_2"),
3370 3372
 PCI_ROM(0x14e4, 0x1677, "tg3-5751",        "Broadcom Tigon 3 5751"),

+ 1
- 0
src/drivers/net/tg3.h View File

@@ -283,6 +283,7 @@ typedef unsigned long dma_addr_t;
283 283
 #define  CHIPREV_ID_5705_A1		 0x3001
284 284
 #define	 CHIPREV_ID_5705_A2              0x3002
285 285
 #define  CHIPREV_ID_5705_A3              0x3003
286
+#define  CHIPREV_ID_5721                 0x4101
286 287
 #define  CHIPREV_ID_5750_A0              0x4000
287 288
 #define  CHIPREV_ID_5750_A1              0x4001
288 289
 #define  CHIPREV_ID_5750_A3              0x4003

Loading…
Cancel
Save